Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/217474.217591acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

Orthogonal greedy coupling: a new optimization approach to 2-D FPGA routing

Published: 01 January 1995 Publication History
First page of PDF

References

[1]
H. Hsieh, et. al. "Third-Generation Architecture Boosts Speed and Density of Field Programmable Gate Arrays", Proc. CICC, pp. 31.2.1-31.2.7. 1990.
[2]
S. Trimberger and M. Chene, "Placement-Based Partitioning for Lookup- Table-Based FPGA's", Proc. ICCAD, pp. 91-94, 1992.
[3]
M. Palczewski, "Plane Parallel A* Maze Router and Its Application to FPGAs", Proc. ofDAC, pp.691-697, 1992
[4]
S. Brown, J. Rose, and Z. G. Vranesic, "A Detailed Router for Field- Programmable Gate Arrays", IEEE Trans. on Computer-Aided Design, Vol. 11, No. 5. pp. 620-628, May 1992.
[5]
Guy G. Lemieux and Stephen D. Brown, "A Detailed Routing Algorithm for Allocating Wire Segments in FPGAs", 4th ACM/SIGDA Physical Design Workshop, 1993.
[6]
Johnson, Demers, Ullman, Garey and Graham, "Worst-Case Performance Bounds for Simple One-Dimensional Packing Algorithms", SIAM Jr. On Computing, 3(4), pp.299-325 (1974).
[7]
Y.L. Wu, "On 2-D FPGA Routing: Theoretical Analysis and Novel Effective Solutions", Ph.D. Thesis, Dept. of Electrical and Computer Engineering, UCSB, 1994.
[8]
Y.L. Wu, S. Tsukiyama, and M. Marek-Sadowska, "Graph Based Analysis of 2-D FPGA Routing", submitted for publication.
[9]
Y.L. Wu, and M. Marek-Sadowska, "An Efficient Router for 2-D Field Programmable Gate Arrays", Proc. of EDAC, pp. 412-416, 1994.
[10]
Y.L. Wu, and D. Chang, "On NP-completeness of regular 2-D FPGA Routing Architectures and a Novel Solution", Proceedings of lCCAD, pp. 362- 366, 1994.
[11]
A. Hashimoto and J. Stevens, "Wire Routing by Optimizing Channel Assignment with Large Apertures", Proc. of the 8th Design Automation Workshop, pp. 155-169, 1980.
[12]
Y. Sun, T.C. Wang, C.K.Wong, and C.L.Liu, "Routing for Symmetric FPGAs and FPICs", Proc.oflCCAD, pp. 486-490, 1993
[13]
Y, Sun, and C.L.Liu, "Routing in a New 2-D FPGA/FPIC Routing Architecture", Proc.ofDAC, pp. 171-176, 1994
[14]
T. Ohtsuki at al, "One-Dimensional Logic Gate Assignment and Interval Graphs", IEEE Trans. on Circuits and Systems, Vol. CAS-26, No. 9, pp. 675- 684, 1979.

Cited By

View all
  • (2004)CeRAIEEE Transactions on Computers10.1109/TC.2004.2053:7(829-842)Online publication date: 1-Jul-2004
  • (2003)Graph matching-based algorithms for array-based FPGA segmentation design and routingProceedings of the 2003 Asia and South Pacific Design Automation Conference10.1145/1119772.1119959(851-854)Online publication date: 21-Jan-2003
  • (2001)A router for symmetrical FPGAs based on exact routing density evaluationProceedings of the 2001 IEEE/ACM international conference on Computer-aided design10.5555/603095.603123(137-143)Online publication date: 4-Nov-2001
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '95: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
January 1995
760 pages
ISBN:0897917251
DOI:10.1145/217474
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1995

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

DAC95
Sponsor:
DAC95: The 32nd Design Automation Conference
June 12 - 16, 1995
California, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)24
  • Downloads (Last 6 weeks)2
Reflects downloads up to 17 Oct 2024

Other Metrics

Citations

Cited By

View all
  • (2004)CeRAIEEE Transactions on Computers10.1109/TC.2004.2053:7(829-842)Online publication date: 1-Jul-2004
  • (2003)Graph matching-based algorithms for array-based FPGA segmentation design and routingProceedings of the 2003 Asia and South Pacific Design Automation Conference10.1145/1119772.1119959(851-854)Online publication date: 21-Jan-2003
  • (2001)A router for symmetrical FPGAs based on exact routing density evaluationProceedings of the 2001 IEEE/ACM international conference on Computer-aided design10.5555/603095.603123(137-143)Online publication date: 4-Nov-2001
  • (2001)LRouteProceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays10.1145/360276.360290(12-20)Online publication date: 1-Feb-2001
  • (2001)Gambit: A Tool for the Simultaneous Placement and Detailed Routing of Gate-ArraysField-Programmable Logic and Applications10.1007/3-540-44687-7_26(243-253)Online publication date: 17-Aug-2001
  • (2000)An architecture-driven metric for simultaneous placement and global routing for FPGAsProceedings of the 37th Annual Design Automation Conference10.1145/337292.337582(567-572)Online publication date: 1-Jun-2000
  • (1997)On two-step routing for FPGASProceedings of the 1997 international symposium on Physical design10.1145/267665.267682(60-66)Online publication date: 1-Apr-1997
  • (1996)Time-multiplexed routing resources for FPGA designProceedings of Custom Integrated Circuits Conference10.1109/CICC.1996.510532(152-155)Online publication date: 1996
  • (1996)Minimizing FPGA Interconnect DelaysIEEE Design & Test10.1109/54.54453213:4(16-23)Online publication date: 1-Dec-1996
  • (1995)Routing on regular segmented 2-D FPGAsProceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair10.1109/ASPDAC.1995.486241(329-334)Online publication date: 1995

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media