"Dealing with Inductance in High-Speed Chip Design."

Phillip J. Restle, Albert E. Ruehli, Steven G. Walker (1999)

> Home

Details and statistics

DOI: 10.1145/309847.310096

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/RestleRW99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/RestleRW99
Phillip J. Restle, Albert E. Ruehli, Steven G. Walker:
Dealing with Inductance in High-Speed Chip Design. DAC 1999: 904-909

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.