Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

"A CMOS delayed locked loop (DLL) for reducing clock skew to under 500 ps."

Yong-Bin Kim, Tom Chen (1997)

Details and statistics

DOI: 10.1109/ASPDAC.1997.600362

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26