"Performance and reliability driven clock scheduling of sequential logic ..."

Atsushi Takahashi, Yoji Kajitani (1997)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.1997.600055

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/TakahashiK97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/TakahashiK97
Atsushi Takahashi, Yoji Kajitani:
Performance and reliability driven clock scheduling of sequential logic circuits. ASP-DAC 1997: 37-42

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.