"A 640×512 30μm Pixel Pitch 1.8mK-NETD 90.1dB-SNR Digital ..."

Yan Zeng et al. (2021)

> Home

Details and statistics

DOI: 10.1109/A-SSCC53895.2021.9634744

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/ZengYLLHHZLL21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/ZengYLLHHZLL21
Yan Zeng, Shiheng Yang, Yueduo Liu, Zehao Li, Wengang Huang, Xiaozong Huang, Xiong Zhou, Jiaxin Liu, Qiang Li:
A 640×512 30μm Pixel Pitch 1.8mK-NETD 90.1dB-SNR Digital Read-out Integrated Circuit with Fully On-chip Image Algorithm Pixel-Level Calibration. A-SSCC 2021: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.