"Synthesis optimization by redesigning FPGA architecture for area-speed ..."

R. Uma, P. Dhavachelvan (2012)

> Home

Details and statistics

DOI: 10.1145/2393216.2393271

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccseit/UmaD12b
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccseit/UmaD12b
R. Uma, P. Dhavachelvan:
Synthesis optimization by redesigning FPGA architecture for area-speed optimization. CCSEIT 2012: 322-327

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.