"An Array Processor Architecture with Parallel Data Cache for Image ..."

Mladen Berekovic, Peter Pirsch (1998)

> Home

Details and statistics

DOI: 10.1109/CGI.1998.694294

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  authority control:
- export record
  dblp key:
  - conf/cgi/BerekovicP98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cgi/BerekovicP98
Mladen Berekovic, Peter Pirsch:
An Array Processor Architecture with Parallel Data Cache for Image Rendering and Compositing. Computer Graphics International 1998: 411-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.