"A fast analytical technique for estimating the bounds of on-chip clock ..."

Yi-Chang Lu et al. (2001)

> Home

Details and statistics

DOI: 10.1109/CICC.2001.929764

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/LuBCD01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/LuBCD01
Yi-Chang Lu, Kaustav Banerjee, Mustafa Celik, Robert W. Dutton:
A fast analytical technique for estimating the bounds of on-chip clock wire inductance. CICC 2001: 241-244

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.