"Accurate processor-level wirelength distribution model for technology ..."

Divya Prasad et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3195970.3195980

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  authority control:
- export record
  dblp key:
  - conf/dac/PrasadSCMN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/PrasadSCMN18
Divya Prasad, Saurabh Sinha, Brian Cline, Steve Moore, Azad Naeemi:
Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule. DAC 2018: 28:1-28:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.