"A 15 MHz - 600 MHz, 20 mW, 0.38 mm2, fast coarse locking digital DLL in ..."

Sebastian Hoyos et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681799

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/HoyosTVCAKN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/HoyosTVCAKN08
Sebastian Hoyos, Cheongyuen W. Tsang, Johan P. Vanderhaegen, Yun Chiu, Yasutoshi Aibara, Haideh Khorramabadi, Borivoje Nikolic:
A 15 MHz - 600 MHz, 20 mW, 0.38 mm2, fast coarse locking digital DLL in 0.13μm CMOS. ESSCIRC 2008: 90-93

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.