"FPGA Implementation of Pipelined On-Line Scheme for 3-D Vector Normalization."

Zhijun Huang, Milos D. Ercegovac (2001)

> Home

Details and statistics

DOI: 10.1109/FCCM.2001.23

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fccm/HuangE01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/HuangE01
Zhijun Huang, Milos D. Ercegovac:
FPGA Implementation of Pipelined On-Line Scheme for 3-D Vector Normalization. FCCM 2001: 61-70

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.