"FTDL: An FPGA-tailored Architecture for Deep Learning Systems."

Runbin Shi et al. (2020)

> Home

Details and statistics

DOI: 10.1145/3373087.3375384

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ShiDWLSD20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ShiDWLSD20
Runbin Shi, Yuhao Ding, Xuechao Wei, Hang Liu, Hayden Kwok-Hay So, Caiwen Ding:
FTDL: An FPGA-tailored Architecture for Deep Learning Systems. FPGA 2020: 320

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.