"A Dynamically Reconfigurable Architecture Combining Pixel-Level SIMD and ..."

Nao Iwata, Shingo Kagami, Koichi Hashimoto (2007)

> Home

Details and statistics

DOI: 10.1109/FPT.2007.4439276

access: closed

type: Conference or Workshop Paper

metadata version: 2019-12-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/IwataKH07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/IwataKH07
Nao Iwata, Shingo Kagami, Koichi Hashimoto:
A Dynamically Reconfigurable Architecture Combining Pixel-Level SIMD and Operation-Pipeline Modes for High Frame Rate Visual Processing. FPT 2007: 321-324

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.