Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Characterization of the impact of interconnect design on the capacitive ..."

Gerald G. Lopez et al. (2005)

> Home

Details and statistics

DOI: 10.1145/1057661.1057672

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/LopezFBRL05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/LopezFBRL05
Gerald G. Lopez, Giovanni Fiorenza, Thomas J. Bucelot, Phillip J. Restle, Mary Yvonne Lanzerotti:
Characterization of the impact of interconnect design on the capacitive load driven by a global clock distribution. ACM Great Lakes Symposium on VLSI 2005: 38-43

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.