"Efficient transistor-level design of CMOS gates."

Vinicius N. Possani et al. (2013)

> Home

Details and statistics

DOI: 10.1145/2483028.2483089

access: closed

type: Conference or Workshop Paper

metadata version: 2020-07-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/PossaniCRRMJ13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/PossaniCRRMJ13
Vinicius N. Possani, Vinicius Callegaro, André Inácio Reis, Renato P. Ribas, Felipe de Souza Marques, Leomar Soares da Rosa Jr.:
Efficient transistor-level design of CMOS gates. ACM Great Lakes Symposium on VLSI 2013: 191-196

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.