"Optimization of Analog Circuit Placement: A Graph Neural Network Approach."

Yogitha H. K. et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3669754.3669815

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccai/KKBS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccai/KKBS24
Yogitha H. K., Sinchana K., Shristi Biyani, Sunita M. S:
Optimization of Analog Circuit Placement: A Graph Neural Network Approach. ICCAI 2024: 399-403

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.