"VLSI design of a high speed turbo decoder for 3rd generation satellite ..."

Luca Fanucci, Claudio Sicilia, Daniele Sicilia (2002)

> Home

Details and statistics

DOI: 10.1109/ICECS.2002.1046210

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/FanucciSS02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/FanucciSS02
Luca Fanucci, Claudio Sicilia, Daniele Sicilia:
VLSI design of a high speed turbo decoder for 3rd generation satellite communication. ICECS 2002: 509-512

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.