"Design and Modeling of Power Efficient, High Performance 32-bit ALU ..."

K. Dhanumjaya et al. (2010)

> Home

Details and statistics

DOI: 10.1007/978-3-642-15766-0_3

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ict/DhanumjayaKGR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ict/DhanumjayaKGR10
K. Dhanumjaya, G. Kiran Kumar, M. N. Giriprasad, M. Raja Reddy:
Design and Modeling of Power Efficient, High Performance 32-bit ALU through Advanced HDL Synthesis. ICT 2010: 13-21

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.