"Dual-rail/single-rail hybrid logic design for high-performance ..."

Zhengfan Xia et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2012.6271954

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/XiaIHK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/XiaIHK12
Zhengfan Xia, Shota Ishihara, Masanori Hariyama, Michitaka Kameyama:
Dual-rail/single-rail hybrid logic design for high-performance asynchronous circuit. ISCAS 2012: 3017-3020

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.