"Accelerating Sorting Performance on FPGA: Combining Quick Sort and Heap ..."

B. Naresh Kumar Reddy et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ISES58672.2023.00090

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/ReddySDNP23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/ReddySDNP23
B. Naresh Kumar Reddy, K. Sarangam, Sushmita Dandeliya, S. Pavan Sai Naidu, Naveen Kumar P:
Accelerating Sorting Performance on FPGA: Combining Quick Sort and Heap Sort through Hybrid Pipelining. iSES 2023: 405-408

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.