"Fault Analysis on Two-Level (K+1)-Valued Logic Circuits."

Hui Min Wang, Chung-Len Lee, Jwu E. Chen (1992)

> Home

Details and statistics

DOI: 10.1109/ISMVL.1992.186793

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/WangLC92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/WangLC92
Hui Min Wang, Chung-Len Lee, Jwu E. Chen:
Fault Analysis on Two-Level (K+1)-Valued Logic Circuits. ISMVL 1992: 181-188

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.