"INTEGRA: fast multi-bit flip-flop clustering for clock power saving based ..."

Iris Hui-Ru Jiang et al. (2011)

> Home

Details and statistics

DOI: 10.1145/1960397.1960424

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispd/JiangCYTC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/JiangCYTC11
Iris Hui-Ru Jiang, Chih-Long Chang, Yu-Ming Yang, Evan Y.-W. Tsai, Lancer S.-F. Chen:
INTEGRA: fast multi-bit flip-flop clustering for clock power saving based on interval graphs. ISPD 2011: 115-122

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.