"A 1.4psrms-period-jitter TDC-less fractional-N digital PLL with digitally ..."

Werner Grollitsch, Roberto Nonis, Nicola Da Dalt (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5433839

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/GrollitschND10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/GrollitschND10
Werner Grollitsch, Roberto Nonis, Nicola Da Dalt:
A 1.4psrms-period-jitter TDC-less fractional-N digital PLL with digitally controlled ring oscillator in 65nm CMOS. ISSCC 2010: 478-479

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.