"A Power-Efficient 24-to-71 GHz CMOS Phased-Array Receiver Utilizing ..."

Jian Pang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ISSCC42614.2022.9731619

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/PangZLTLFSO22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/PangZLTLFSO22
Jian Pang, Yi Zhang, Zheng Li, Minzhe Tang, Yijing Liao, Ashbir Aviat Fadila, Atsushi Shirane, Kenichi Okada:
A Power-Efficient 24-to-71 GHz CMOS Phased-Array Receiver Utilizing Harmonic-Selection Technique Supporting 36dB Inter-Band Blocker Rejection for 5G NR. ISSCC 2022: 434-436

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.