"A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache."

Stefan Rusu et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2006.1696062

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/RusuTMAC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/RusuTMAC06
Stefan Rusu, Simon M. Tam, Harry Muljono, David Ayers, Jonathan Chang:
A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 Cache. ISSCC 2006: 315-324

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.