"Combining ATPG and Symbolic Simulation for Efficient Validation of ..."

Ganapathy Parthasarathy et al. (2002)

> Home

Details and statistics

DOI: 10.1109/TEST.2002.1041762

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/ParthasarathyIFWCA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/ParthasarathyIFWCA02
Ganapathy Parthasarathy, Madhu K. Iyer, Tao Feng, Li-C. Wang, Kwang-Ting Cheng, Magdy S. Abadir:
Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems. ITC 2002: 203-212

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.