"FPGA based implementation of high speed tunable notch filter using ..."

Sounak Samanta, Mrityunjoy Chakraborty (2014)

> Home

Details and statistics

DOI: 10.1109/NCC.2014.6811293

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ncc/SamantaC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ncc/SamantaC14
Sounak Samanta, Mrityunjoy Chakraborty:
FPGA based implementation of high speed tunable notch filter using pipelining and unfolding. NCC 2014: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.