"FPGA Implementation of Adjustable Wideband Fractional Delay FIR Filters."

G. Ramirez-Conejo et al. (2010)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2010.68

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/reconfig/Ramirez-ConejoDRPD10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/Ramirez-ConejoDRPD10
G. Ramirez-Conejo, Javier Díaz-Carmona, Agustín Ramírez-Agundis, Alfredo Padilla-Medina, José G. Delgado-Frias:
FPGA Implementation of Adjustable Wideband Fractional Delay FIR Filters. ReConFig 2010: 406-411

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.