"Selective operations of multi-pillar SOT-MRAM for high density and low ..."

Kaiming Cai et al. (2022)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46769.2022.9830307

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/CaiBRFGNJTCK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/CaiBRFGNJTCK22
Kaiming Cai, Simon Van Beek, Siddharth Rao, K. Fan, M. Gupta, V. D. Nguyen, Ganesh Jayakumar, Giacomo Talmelli, S. Couet, Gouri Sankar Kar:
Selective operations of multi-pillar SOT-MRAM for high density and low power embedded memories. VLSI Technology and Circuits 2022: 375-376

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.