"Multi-FPGA Accelerator Architecture for Stencil Computation Exploiting ..."

Hasitha Muthumala Waidyasooriya, Masanori Hariyama (2019)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2019.2910824

access: open

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/WaidyasooriyaH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/WaidyasooriyaH19
Hasitha Muthumala Waidyasooriya, Masanori Hariyama:
Multi-FPGA Accelerator Architecture for Stencil Computation Exploiting Spacial and Temporal Scalability. IEEE Access 7: 53188-53201 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.