"A case for fault tolerance and performance enhancement using chip ..."

Huiyang Zhou (2006)

> Home

Details and statistics

DOI: 10.1109/L-CA.2006.1

access: closed

type: Journal Article

metadata version: 2020-03-15

- view
  authority control:
- export record
  dblp key:
  - journals/cal/Zhou06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cal/Zhou06
Huiyang Zhou:
A case for fault tolerance and performance enhancement using chip multi-processors. IEEE Comput. Archit. Lett. 5(1): 22-25 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.