"Design of INV/BUFF Logic Locking For Enhancing the Hardware Security."

Naveenkumar R et al. (2023)

> Home

Details and statistics

DOI: 10.1007/S10836-023-06061-Y

access: closed

type: Journal Article

metadata version: 2023-07-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/RSAPA23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/RSAPA23
Naveenkumar R, N. M. Sivamangai, Napolean A, S. Sridevi Sathya Priya, S. V. Ashika:
Design of INV/BUFF Logic Locking For Enhancing the Hardware Security. J. Electron. Test. 39(2): 141-153 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.