"New Bounds for Quick Computation of the Lower Bound on the Gate Count of ..."

Takashi Hirayama et al. (2024)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.2023LOP0003

access: closed

type: Journal Article

metadata version: 2024-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicetd/HirayamaSYN24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicetd/HirayamaSYN24
Takashi Hirayama, Rin Suzuki, Katsuhisa Yamanaka, Yasuaki Nishitani:
New Bounds for Quick Computation of the Lower Bound on the Gate Count of Toffoli-Based Reversible Logic Circuits. IEICE Trans. Inf. Syst. 107(8): 940-948 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.