Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID"Hardware efficient multiplier-less multi-level 2D DWT architecture without ..."
Changkun Wu et al. (2017)
- Changkun Wu, Wei Zhang, Qi Jia, Yanyan Liu:
Hardware efficient multiplier-less multi-level 2D DWT architecture without off-chip RAM. IET Image Process. 11(6): 362-369 (2017)
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2020-06-18 22:12 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
