"Self authentication path insertion in FPGA-based design flow for ..."

Sharareh Zamanzadeh, Ali Jahanian (2016)

> Home

Details and statistics

DOI: 10.22042/ISECURE.2016.8.1.3

access: open

type: Journal Article

metadata version: 2020-08-27

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/isecure/Zamanzadeh016
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/isecure/Zamanzadeh016
Sharareh Zamanzadeh, Ali Jahanian:
Self authentication path insertion in FPGA-based design flow for tamper-resistant purpose. ISC Int. J. Inf. Secur. 8(1): 53-60 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.