"Unified Technique for on-Line Testing of Digital Circuits: Delay and ..."

Santosh Biswas et al. (2008)

> Home

Details and statistics

DOI: 10.1142/S0218126608004757

access: closed

type: Journal Article

metadata version: 2021-03-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/BiswasMPS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/BiswasMPS08
Santosh Biswas, Siddhartha Mukhopadhyay, Amit Patra, Dipankar Sarkar:
Unified Technique for on-Line Testing of Digital Circuits: Delay and Stuck-at Fault Models. J. Circuits Syst. Comput. 17(6): 1069-1089 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.