"Logic synthesis and circuit modeling of a programmable logic gate based on ..."

Kevin J. Chen, Guofu Niu (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2002.807403

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChenN03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChenN03
Kevin J. Chen, Guofu Niu:
Logic synthesis and circuit modeling of a programmable logic gate based on controlled quenching of series-connected negative differential resistance devices. IEEE J. Solid State Circuits 38(2): 312-318 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.