"SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET ..."

Yuriy M. Greshishchev, Peter Schvan (2000)

> Home

Details and statistics

DOI: 10.1109/4.868047

access: closed

type: Journal Article

metadata version: 2022-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/GreshishchevS00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/GreshishchevS00
Yuriy M. Greshishchev, Peter Schvan:
SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application. IEEE J. Solid State Circuits 35(9): 1353-1359 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.