default search action
"A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique."
Jipeng Li, Un-Ku Moon (2004)
- Jipeng Li, Un-Ku Moon:
A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique. IEEE J. Solid State Circuits 39(9): 1468-1476 (2004)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.