"A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees."

Shahriar Shahramian, Sorin P. Voinigescu, Anthony Chan Carusone (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2020657

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShahramianVC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShahramianVC09
Shahriar Shahramian, Sorin P. Voinigescu, Anthony Chan Carusone:
A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees. IEEE J. Solid State Circuits 44(6): 1709-1720 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.