"Design and verification of an FPGA programmable logic element based on ..."

Zhengzhou Cao et al. (2024)

> Home

Details and statistics

DOI: 10.1631/FITEE.2300454

access: closed

type: Journal Article

metadata version: 2024-05-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jzusc/CaoLZSX24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jzusc/CaoLZSX24
Zhengzhou Cao, Guozhu Liu, Yanfei Zhang, Yueer Shan, Yuting Xu:
Design and verification of an FPGA programmable logic element based on Sense-Switch pFLASH. Frontiers Inf. Technol. Electron. Eng. 25(4): 485-499 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.