"CARMEL-2: A second generation VLSI architecture for Flat Concurrent Prolog."

Arie Harsat, Ran Ginosar (1990)

> Home

Details and statistics

DOI: 10.1007/BF03037206

access: closed

type: Journal Article

metadata version: 2020-05-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ngc/HarsatG90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ngc/HarsatG90
Arie Harsat, Ran Ginosar:
CARMEL-2: A second generation VLSI architecture for Flat Concurrent Prolog. New Gener. Comput. 7(2-3): 197-218 (1990)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.