"DML: Dynamic Partial Reconfiguration With Scalable Task Scheduling for ..."

Ashutosh Dhar et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TC.2021.3137785

access: closed

type: Journal Article

metadata version: 2022-09-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tc/DharRYZWKC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/DharRYZWKC22
Ashutosh Dhar, Edward Richter, Mang Yu, Wei Zuo, Xiaohao Wang, Nam Sung Kim, Deming Chen:
DML: Dynamic Partial Reconfiguration With Scalable Task Scheduling for Multi-Applications on FPGAs. IEEE Trans. Computers 71(10): 2577-2591 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.