"Design and Implementation of Low-Power Hardware Architecture With ..."

Tse-Wei Chen, Makoto Ikeda (2013)

> Home

Details and statistics

DOI: 10.1109/TCSI.2013.2239098

access: closed

type: Journal Article

metadata version: 2021-07-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChenI13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChenI13
Tse-Wei Chen, Makoto Ikeda:
Design and Implementation of Low-Power Hardware Architecture With Single-Cycle Divider for On-Line Clustering Algorithm. IEEE Trans. Circuits Syst. I Regul. Pap. 60-I(8): 2165-2176 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.