"40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist."

Yi-Wei Chiu et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCSI.2014.2332267

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChiuHTZCJC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChiuHTZCJC14
Yi-Wei Chiu, Yu-Hao Hu, Ming-Hsien Tu, Jun-Kai Zhao, Yuan-Hua Chu, Shyh-Jye Jou, Ching-Te Chuang:
40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist. IEEE Trans. Circuits Syst. I Regul. Pap. 61-I(9): 2578-2585 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.