"Area-Delay-Energy Efficient VLSI Architecture for Scalable In-Place ..."

Basant K. Mohanty, Pramod Kumar Meher (2019)

> Home

Details and statistics

DOI: 10.1109/TCSI.2018.2873720

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/MohantyM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/MohantyM19
Basant K. Mohanty, Pramod Kumar Meher:
Area-Delay-Energy Efficient VLSI Architecture for Scalable In-Place Computation of FFT on Real Data. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(3): 1042-1050 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.