"A 96-MB 3D-Stacked SRAM Using Inductive Coupling With 0.4-V Transmitter, ..."

Kota Shiba et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TCSI.2020.3037892

access: closed

type: Journal Article

metadata version: 2021-02-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/ShibaOUTMHK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/ShibaOUTMHK21
Kota Shiba, Tatsuo Omori, Kodai Ueyoshi, Shinya Takamaeda-Yamazaki, Masato Motomura, Mototsugu Hamada, Tadahiro Kuroda:
A 96-MB 3D-Stacked SRAM Using Inductive Coupling With 0.4-V Transmitter, Termination Scheme and 12: 1 SerDes in 40-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 68(2): 692-703 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.