Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

"An Adjacent-Line-Merging Writeback Scheme for STT-RAM-Based Last-Level Caches."

Masayuki Sato et al. (2018)

Details and statistics

DOI: 10.1109/TMSCS.2018.2827955

access: closed

type: Journal Article

metadata version: 2025-01-19