"A 5-GS/s 6-Bit 15.07-mW Flash ADC With Partially Active Second-Stage ..."

Yulang Feng et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2022.3155150

access: closed

type: Journal Article

metadata version: 2022-06-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/FengDFTBMC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/FengDFTBMC22
Yulang Feng, Hao Deng, Qingjun Fan, Yuxuan Tang, Phaneendra Bikkina, Esko Mikkola, Jinghong Chen:
A 5-GS/s 6-Bit 15.07-mW Flash ADC With Partially Active Second-Stage Comparison and 2× Time-Domain Interpolation. IEEE Trans. Very Large Scale Integr. Syst. 30(5): 625-633 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.