"Power-Aware High-Level Synthesis With Clock Skew Management."

Tung-Hua Yeh, Sying-Jyan Wang (2012)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2010.2091292

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YehW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YehW12
Tung-Hua Yeh, Sying-Jyan Wang:
Power-Aware High-Level Synthesis With Clock Skew Management. IEEE Trans. Very Large Scale Integr. Syst. 20(1): 167-171 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.